

VLSI-SoC 2013 Program

Sunday	Monday	Tuesday	Wednesday									
	Registration (in the Foyer)											
	Opening Room: Marmara I/II/III											
	Monday Keynote: Sani Nassif, IBM Austin Research Lab, USA VLSI 2.0: R&D Post Moore Room: Marmara I/II/III	Tuesday Keynote: Yale Patt, The University of Texas at Austin, USA The Run-time System: Part of the OS or Part of the Chip Design? Room: Marmara I/II/III	Wednesday Keynote: Magdy Abadir, Freescale, USA Data Mining Trends in VLSI Test Room: Marmara I/II/III									
	Coffee Break	Coffee Break	Coffee Break									
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 33%; vertical-align: top;"> M1A (Regular Session) Analog and Mixed-Signal IC Design 1 Chair: Salvador Mir Room: Marmara I/II </td> <td style="width: 33%; vertical-align: top;"> M1B (Regular Session) Circuits and Systems for Applications 1 Chair: İker Hamzaoğlu Room: Marmara III </td> <td style="width: 33%; vertical-align: top;"> M1C (Special Session 1) Emerging Research in the Region Chair: Özgür Sinanoğlu Room: Golden Horn </td> </tr> </table>	M1A (Regular Session) Analog and Mixed-Signal IC Design 1 Chair: Salvador Mir Room: Marmara I/II	M1B (Regular Session) Circuits and Systems for Applications 1 Chair: İker Hamzaoğlu Room: Marmara III	M1C (Special Session 1) Emerging Research in the Region Chair: Özgür Sinanoğlu Room: Golden Horn	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 33%; vertical-align: top;"> T1A (Emb. Tutorial 2) Better-than-Worst-Case Timing Designs Chair: Zain Navabi Room: Marmara I/II </td> <td style="width: 33%; vertical-align: top;"> T1B (Regular Session) Reconfigurable Adaptive Sys., and FPGA Chair: Smail Niar Room: Marmara III </td> <td style="width: 33%; vertical-align: top;"> T1C (Regular Session) Energy Minimization Chair: Chengmo Yang Room: Golden Horn </td> </tr> </table>	T1A (Emb. Tutorial 2) Better-than-Worst-Case Timing Designs Chair: Zain Navabi Room: Marmara I/II	T1B (Regular Session) Reconfigurable Adaptive Sys., and FPGA Chair: Smail Niar Room: Marmara III	T1C (Regular Session) Energy Minimization Chair: Chengmo Yang Room: Golden Horn	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 33%; vertical-align: top;"> W1A (Special Sess. 2) Are Processors the NAND Gates of the Future? Chair: Barış Özgül Room: Marmara I/II </td> <td style="width: 33%; vertical-align: top;"> W1B (Regular Session) SOC Design and Interconnect Chair: Manfred Glesner Room: Marmara III </td> <td style="width: 33%; vertical-align: top;"> W1C (Regular Session) Emerging Devices, Circuits, and Systems Chair: Volkan Kursun Room: Golden Horn </td> </tr> </table>	W1A (Special Sess. 2) Are Processors the NAND Gates of the Future? Chair: Barış Özgül Room: Marmara I/II	W1B (Regular Session) SOC Design and Interconnect Chair: Manfred Glesner Room: Marmara III	W1C (Regular Session) Emerging Devices, Circuits, and Systems Chair: Volkan Kursun Room: Golden Horn
M1A (Regular Session) Analog and Mixed-Signal IC Design 1 Chair: Salvador Mir Room: Marmara I/II	M1B (Regular Session) Circuits and Systems for Applications 1 Chair: İker Hamzaoğlu Room: Marmara III	M1C (Special Session 1) Emerging Research in the Region Chair: Özgür Sinanoğlu Room: Golden Horn										
T1A (Emb. Tutorial 2) Better-than-Worst-Case Timing Designs Chair: Zain Navabi Room: Marmara I/II	T1B (Regular Session) Reconfigurable Adaptive Sys., and FPGA Chair: Smail Niar Room: Marmara III	T1C (Regular Session) Energy Minimization Chair: Chengmo Yang Room: Golden Horn										
W1A (Special Sess. 2) Are Processors the NAND Gates of the Future? Chair: Barış Özgül Room: Marmara I/II	W1B (Regular Session) SOC Design and Interconnect Chair: Manfred Glesner Room: Marmara III	W1C (Regular Session) Emerging Devices, Circuits, and Systems Chair: Volkan Kursun Room: Golden Horn										
	Lunch	Lunch	Lunch									
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 33%; vertical-align: top;"> M2A (Emb. Tutorial 1) Cell-Aware Test from Gates to Transistors Chair: Miodrag Potkonjak Room: Marmara I/II </td> <td style="width: 33%; vertical-align: top;"> M2B (Regular Session) Prototyping, Verification, and Validation Chair: Luis Miguel Silveira Room: Marmara III </td> <td style="width: 33%; vertical-align: top;"> M2C (Regular Session) VLSI Test and Diagnosis Chair: Lorena Anghel Room: Golden Horn </td> </tr> </table>	M2A (Emb. Tutorial 1) Cell-Aware Test from Gates to Transistors Chair: Miodrag Potkonjak Room: Marmara I/II	M2B (Regular Session) Prototyping, Verification, and Validation Chair: Luis Miguel Silveira Room: Marmara III	M2C (Regular Session) VLSI Test and Diagnosis Chair: Lorena Anghel Room: Golden Horn	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 33%; vertical-align: top;"> T2A (Regular Session) Variability, Security, and Reliability Chair: Wenjing Rao Room: Marmara I/II </td> <td style="width: 33%; vertical-align: top;"> T2B (Regular Session) Circuits and Systems for Applications 2 Chair: Luc Claesen Room: Marmara III </td> <td style="width: 33%; vertical-align: top;"> T2C (Regular Session) PhD Forum Chair: Mahmut Kandemir Room: Golden Horn </td> </tr> </table>	T2A (Regular Session) Variability, Security, and Reliability Chair: Wenjing Rao Room: Marmara I/II	T2B (Regular Session) Circuits and Systems for Applications 2 Chair: Luc Claesen Room: Marmara III	T2C (Regular Session) PhD Forum Chair: Mahmut Kandemir Room: Golden Horn	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 33%; vertical-align: top;"> W2A (Emb. Tutorial 3) Power Reduction with Distributed-LC Resonant Clocking Chair: Sezer Gören Room: Marmara I/II </td> <td style="width: 33%; vertical-align: top;"> W2B (Regular Session) Analog and Mixed-Signal IC Design 2 Chair: Günhan Dündar Room: Marmara III </td> <td style="width: 33%; vertical-align: top;"> W2C (Regular Session) Transistor Level Digital VLSI Circuits and Silicon Debug Chair: Farshad Moradi Room: Golden Horn </td> </tr> </table>	W2A (Emb. Tutorial 3) Power Reduction with Distributed-LC Resonant Clocking Chair: Sezer Gören Room: Marmara I/II	W2B (Regular Session) Analog and Mixed-Signal IC Design 2 Chair: Günhan Dündar Room: Marmara III	W2C (Regular Session) Transistor Level Digital VLSI Circuits and Silicon Debug Chair: Farshad Moradi Room: Golden Horn
M2A (Emb. Tutorial 1) Cell-Aware Test from Gates to Transistors Chair: Miodrag Potkonjak Room: Marmara I/II	M2B (Regular Session) Prototyping, Verification, and Validation Chair: Luis Miguel Silveira Room: Marmara III	M2C (Regular Session) VLSI Test and Diagnosis Chair: Lorena Anghel Room: Golden Horn										
T2A (Regular Session) Variability, Security, and Reliability Chair: Wenjing Rao Room: Marmara I/II	T2B (Regular Session) Circuits and Systems for Applications 2 Chair: Luc Claesen Room: Marmara III	T2C (Regular Session) PhD Forum Chair: Mahmut Kandemir Room: Golden Horn										
W2A (Emb. Tutorial 3) Power Reduction with Distributed-LC Resonant Clocking Chair: Sezer Gören Room: Marmara I/II	W2B (Regular Session) Analog and Mixed-Signal IC Design 2 Chair: Günhan Dündar Room: Marmara III	W2C (Regular Session) Transistor Level Digital VLSI Circuits and Silicon Debug Chair: Farshad Moradi Room: Golden Horn										
IFIP TC10.5 Meeting (with invitation) Exact times: 15:00-16:50 Chair: Dominique Borrione, IMAG, France Room: Golden Horn	Coffee Break & POSTERS	Coffee Break & POSTERS	Coffee Break & POSTERS									
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 33%; vertical-align: top;"> M3A (Regular Session) Embedded Systems and Logic/High Level Synthesis Chair: Andreas Gerstlauer Room: Marmara I/II </td> <td style="width: 33%; vertical-align: top;"> M3B (Regular Session) Transistor Level Digital VLSI Circuits and Memory Chair: Roberto Murphy Room: Marmara III </td> <td style="width: 33%; vertical-align: top;"> M3C (Regular Session) Nanoscale Logic Fabrics the Status of Switches Chair: Ian O'Connor Room: Golden Horn </td> </tr> </table>	M3A (Regular Session) Embedded Systems and Logic/High Level Synthesis Chair: Andreas Gerstlauer Room: Marmara I/II	M3B (Regular Session) Transistor Level Digital VLSI Circuits and Memory Chair: Roberto Murphy Room: Marmara III	M3C (Regular Session) Nanoscale Logic Fabrics the Status of Switches Chair: Ian O'Connor Room: Golden Horn	<div style="background-color: #00aaff; color: white; padding: 20px; text-align: center;"> <h2 style="margin: 0;">Bosphorus Cruise and Gala Dinner</h2> <p style="font-size: small; margin: 5px 0;">(social event - ticket required shuttles will be available)</p> </div>	Panel Regional and Global Collaboration Models to Boost Chip Design Sector in the Middle East Organizer: Yervant Zorian Moderator: Yankın Tanurhan Room: Marmara I/II/III						
M3A (Regular Session) Embedded Systems and Logic/High Level Synthesis Chair: Andreas Gerstlauer Room: Marmara I/II	M3B (Regular Session) Transistor Level Digital VLSI Circuits and Memory Chair: Roberto Murphy Room: Marmara III	M3C (Regular Session) Nanoscale Logic Fabrics the Status of Switches Chair: Ian O'Connor Room: Golden Horn										
VLSI-SoC 2013 TPC Meeting (with invitation) Exact times: 17:00-19:00	Chip Design in Turkey (with invitation) Chair: Faruk Dönmez Room: Marmara I/II	IFIP TC10 Meeting (with invitation) Chair: Ricardo Reis Room: Golden Horn	Concluding Remarks (incl. Next Year's Conf.) Room: Marmara I/II/III									
Chairs: Alex Orailoğlu, UC San Diego, USA and Luigi Carro, UFRGS, Brazil Room: Golden Horn	Microelectr. Olympiad Qualifier Round (with invitation) Chair: H. Fatih Uğurdağ Room: Marmara III											
	Cocktail Party (social event - ticket required) Location: Zeyrekhane (shuttles will be available)											